Instruction Filters for Mitigating Attacks on Instruction Emulation in Hypervisors
نویسندگان
چکیده
منابع مشابه
New Results on Instruction Cache Attacks
We improve instruction cache data analysis techniques with a framework based on vector quantization and hidden Markov models. As a result, we are capable of carrying out efficient automated attacks using live I-cache timing data. Using this analysis technique, we run an I-cache attack on OpenSSL’s DSA implementation and recover keys using lattice methods. Previous I-cache attacks were proof-of-...
متن کاملthe comparative impact of prompts and recasts in processing instruction versus meaningful output-based instruction on efl learners’ writing accuracy
the purpose of the present study was to see which one of the two instruction-processing instruction (pi) and meaningful output based instruction (mobi) accompanied with prompt and recast- is more effective on efl learners’ writing accuracy. in order to homogenize the participants in term of language proficiency a preliminary english test (pet) was administrated between 74 intermediate students ...
Instruction Scheduling for Instruction Level Parallel Processors
Nearly all personal computer and workstation processors, and virtually all high-performance embedded processor cores, now embody instruction level parallel (ILP) processing in the form of superscalar or very long instruction word (VLIW) architectures. ILP processors put much more of a burden on compilers; without “heroic” compiling techniques, most such processors fall far short of their perfor...
متن کاملOn Instruction Organization
To attain high program performance, a developer must be conscious to the many intricacies of hardware, and organize their code accordingly. This however, is not an easy task. Often the hardware is unknown to developers, or, if it is known, it is difficult to control or account for. Developers struggle with this challenge by using hardware conscious algorithms, specialized programming languages,...
متن کاملIncreasing Instruction-Level Parallelism with Instruction Precomputation
Value reuse improves a processor’s performance by dynamically caching the results of previous instructions and reusing those results to bypass the execution of future instructions that have the same opcode and input operands. However, continually replacing the least recently used entries could eventually fill the value reuse table with instructions that are not frequently executed. Furthermore,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Information and Systems
سال: 2020
ISSN: 0916-8532,1745-1361
DOI: 10.1587/transinf.2019edp7186